CorePeripherals: Target Tree Structure#939
Draft
thorstendb-ARM wants to merge 6 commits into
Draft
Conversation
jreineckearm
reviewed
May 7, 2026
Collaborator
jreineckearm
left a comment
There was a problem hiding this comment.
Let's have a look at this together when I am back (please set up a meeting for that so we don't stall forever).
Index file changes look good. I don't think we should change to showing multiple CPUs at a time. This breaks with the standard VS Code patter of debug connection contexts, i.e. only show the view of one CPU at a time based on the session selection while multiple sessions (connections).
I know the Peripheral Inspector does that differently but mainly because that change was pushed through without considering the rest. I expect something to change here when we redesign it in future (some users complained about that being hard to navigate, especially for multi-core).
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Hierarchical Core Peripherals
This PR introduces hierarchical grouping for the Core Peripherals tree view. Core peripherals like SysTick and NVIC can exist in multiple variants (Secure/Non-Secure with TrustZone, or per-core in multi-core systems). Instead of a flat list, the tree now supports up to three grouping levels:
Single-core without TrustZone — flat list (no change)
Single-core with TrustZone — peripheral → Secure / Non-Secure
Multi-core — core → peripheral → (optional S/NS variants)
For the full design document, see hierarchical-core-peripherals.md.
Ref
#239
Changes
Screenshots
Checklist